

MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS-1963-A



# NAVAL POSTGRADUATE SCHOOL Monterey, California



JUN 1 5 1984

# **THESIS**

7

A

A DESIGN METHOD FOR A STATE FEEDBACK
MICROCOMPUTER CONTROLLER OF A WIDE BANDWIDTH
ANALOG PLANT

by

Ki Chul Kim December 1983

Thesis Advisor:

Alex Gerba Jr.

Approved for public release; distribution unlimited.

84 06 14 051

DTIC FILE COPY

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER  2. GOVT ACCESSION NO  AD A 14210	3. RECIPIENT'S CATALOG NUMBER
A Design Method for a State Feedback Microcomputer Controller of a Wide Bandwidth Analog Plant.	5. Type of Report & PERIOD COVERED Master's Thesis December 1983 6. PERFORMING ORG. REPORT NUMBER
Ki Chul Kim .	8. CONTRACT OR GRANT NUMBER(a)
Naval Postgraduate School  Monterey, California 93943	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Naval Postgraduate School  Monterey, California 93943	12. REPORT DATE December 1983  13. NUMBER OF PAGES 111
14. MONITORING AGENCY NAME & ADDRESS(If different from Controlling Office)	15. SECURITY CLASS. (of this report)  Unclassified  15a. DECLASSIFICATION/DOWNGRADING SCHEDULE

Approved for public release; distribution unlimited.

17. DISTRIBUTION STATEMENT (of the obstract entered in Black 20, if different from Report)

IS. SUPPLEMENTARY NOTES

19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

Microcomputer

Controller

Wide Bandwidth

State feedback

Transport lag


Compensation

#### 20. ABSTRACT (Continue on reverse elde if necessary and identify by block number)

In the design of a microcomputer regulator, continuous or discrete method can be applied. The objective of this thesis is to provide a continuous controller design method that can be used to compensate for the effect of the microcomputer transport lag. The compensation over the frequency range of interest yields a regulator response approximately equivalent to a direct analog feedback controller.

DD 1 JAN 78 1473 EDITION OF 1 NOV 68 IS OBSOLETE S/N 0102- LF- 014- 6601

The technique uses state feedback method for development of the additionally compared to the discrete system design for the second order system numerical example. The method however is shown to be general enough to also apply to higher order system.



5-N 0102- LF- 014- 6601

PARTICION REPUBBBB SESSIONE SESSION RESESSOR PERESESSOR PORTOR DESCRIPTION

をとなるととの間ではないないのとのできない。

Approved for public release; distribution unlimited.

A Design Method for a State Feedback
Microcomputer Controller of a Wide Bandwidth
Analog Plant

by

Ki Chul Kim
Lieutenant Commander, Republic of Korea Navy
B.S., Republic of Korea Naval Academy, 1976
B.S.E.E., Korea University, 1980

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL December 1983

Author:	My Bon
Approved by:_	alex Gerba James Advisor
_	Mauliolice
_	Second Reader
-	Chairman, Department of Electrical Engineering
_	Ju Oger  Book of Science and Engineering

#### **ABSTRACT**

In the design of a microcomputer regulator, continuous or discrete method can be applied. The objective of this thesis is to provide a continuous controller design method that can be used to compensate for the effect of the microcomputer transport lag. The compensation over the frequency range of interest yields a regulator response approximately equivalent to a direct analog feedback controller. The technique uses state feedback method for development of the required phase compensation. The continuous system design is additionally compared to the discrete system design for the second order system numerical example. The method however is shown to be general enough to also apply to higher order system.

### TABLE OF CONTENTS

I.	INTE	ODU	CT	IO	N	•	•	•	•		,	•	•	•	•	•	•	•	•	•	•	•	•	•	•	11
	λ.	OVE	RV	IE	W	•	•	•	•		,	•	•	•	•	•	•	•	•		•	•	•	•	•	11
	В.	THE	SI	S	ОВ	J	CI	'I'	E	S		•	•	•	•	•	•	•	•	•	•	•	•	•	•	14
II.	THEC	RET	IC	AL	D	E	EI	.01	? M	en	T		•	•	•	•	•	•	•		•	•	•	•	•	15
	λ.	INT	RO	DU	CT	I	n	•	•	•	,	•	•	•	•	•	•	•	•	•	•	•	•	•	•	15
	В.	PRA	CT	IC.	λL	I	ES	I	N	C	:0	NS	II	E	l A T	ric	NS	;	•	•	•		•	•	•	16
	c.	CON!	rI	NU	OΠ	s	SY	<b>S</b> 1	E	Ħ	D	ES	I	3N	MI	et e	O	)	•	•	•		•	•		16
		1.	S	ta	te	1	'ee	adt	a	ck		Co	n t	tro	1	S	rst	:e1	ı							16
		2.														_					it					
							_												-							18
		3.						•																		19
		J.	ט	43	-9	*	£ 4.		. •	uu		ਰ	•	•	•	•	•	•	•	•	•	•	•	•	•	13
III.	SIMU	LAF	IO	n	•	•	•	•	•	•	,	•	•	•	•	•	•	•	•	•	•	•	•	•	•	41
	A.	SEC	on	D	O R	DI	R	SI	'S	TI	M		•	•	•	•	•	•	•	•	•	•	•	•	•	41
	В.	HIGI	HE	R	O R	DI	R	Sĭ	?S	TE	H		•	•	•	•	•	•	•	•	•	•	•	•	•	53
IV.	EMPI	RIC	AL	A	n a	L	SI	S	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	80
	λ.	INT	RO	DU	CT	I	N	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	80
	B.	HIC	RO	PR	0C	ES	SC	R	C	HA	R	AC	TI	BRI	S	CIC	:s	•	•	•	•	•	•	•	•	80
		1.	M	AT.	38	5	Ħa	ırč	lw	ar	. <b>e</b>		•		•	•	•	•	•	•	•	•				80
		2.	S	ta	ti	C	ar	ıđ	D	γI	ıa	mi	C	Co	ים	ve I	si	.on	. 1	res	st		•	•	•	88
		3.	S	an'	p1	ir	ıσ	Ps	E	io	ď	T	<b>e</b> s	st				•								90
	c.	DES:			-		-																			
	WITH																						_	_	_	91
		1.																								
٧.	CONC	LUS	0	ns	A	ni	B	EC	:0	MM	E	ND	LA	CIS	n s	3	•	•	•	•	•	•	•	•	•	98
100 2801			<b>,</b>	MD.	7 13	•	100	~=		_	_	-	~													00

188888			4 Bu = -		222	a = -		<b>F</b> C:		<b>,</b> -	<b></b>	-		_				
APPENDIX	В:		Sembl St.			G R.	M.	FO	R S	STA •	TI.	с •	A N -	D •	DY •	: N A		.c
APPENDIX	c:	AS:	SEMBL	ER	PRO	G R I	M	OF	SI	ra 1	E	FE	ΕD	BA	CK	ζ		
		C 01	NTROL	LEE	١.	• •	•	•	•	•	•	•	•	•	•	•	•	•
LIST OF	REFE	ren (	C ES		•	•		•	•	•	•	•	•	•	•	•	•	•
BIBLIOGE	RAPHY	•			•	•	•	•	•	•	•	•	•	•	•	•	•	•
INITIAL	DIST	RIBU	UTION	l L1	ST	•		•	•	•	•	•	•	•	•	•	•	•
					_													
							_											
							6											

## LIST OF TABLES

I.	Summary of Analysis
II.	Input/Output Ports of MAT385 83
III.	Sampling Time Measurement

SECULARISMENT ASSESSED VALUE OF SECULAR SECULAR SECULAR BESSED ASSESSED ASSESSED VALUE OF SECULAR VALUE ASSESSED

# LIST OF FIGURES

2.1	Signal Flow Diagram of State Feedback System 17
2.2	Feedback Control System with PD Control 18
2.3	Bode Diagram of Eqn. 2.7 25
2.4	Nyquist Plot of Eqn. 2.7
2.5	Bode Diagram of Eqn. 2.10 (Kp=1, Ka=1) 27
2.6	Nyquist Plot of Eqn. 2.10 (Kp=1, Ka=1) 28
2.7	Bode Diagram (Td = 0.006 sac, Kp=1) 29
2.8	Nyquist Plot (Td = 0.006 sec, Kp=1) 30
2.9	Bode Diagram (Td = 0.008 sac, Kp=1) 31
2. 10	Nyquist Plot (Td = 0.008 sac, Kp=1) 32
2.11	Bode Diagram (Td = 0.00045 sec, Ka • Kp=1) 33
2.12	Nyquist Plot (Td = 0.00045 sec, Ka*Kp=1) 34
2.13	Bode Diagram (Td = 0.002 sec, Ka•Kp=1) 35
2.14	Nyquist Plot (Td = 0.002 sac, Ka•Kp=1) 36
2. 15	Bode Diagram (Td = 0.006 sac, Ka*Kp=1) 37
2. 16	Nyquist Plot (Td = 0.006 sac, Ka • Kp = 1) 38
2.17	Bode Diagram (Td = 0.008 sec, Ka*Kp=1) 39
2.18	Nyquist Plot (Td = 0.008 sec, Ka*Kp=1) 40
3.1	Second Order System Block Diagram 41
3.2	Response of Delayed System without
	Compensation
3.3	Response of Delayed System with
	Compensation(Kp=1, Ka=1)
3.4	Response of Delayed System(Td = 0.00045 sec,
	Kp=1)
3.5	Response of Delayed System(Td = 0.002 sec,
	Kp=1)
3.6	Response of Delayed System(Td = 0.006 sec,
	Kp=1)

3.7	Response of Delayed System(Td = 0.008 sec,
	Kp=1)
3.8	Response of Delayed System(Td = 0.00045 sec,
	Ka•Kp=1)
3.9	Response of Delayed System(Td = 0.002 sec,
	Ka•Kp=1)
3.10	Response of Delayed System(Td = 0.006 sec,
	Ka•Kp=1)
3.11	Response of Delayed System(Td = 0.008 sec,
	Ka•Kp=1)
3.12	Signal Flow Graph of 3rd Order Plant 54
3.13	Third Order System Block Diagram 56
3.14	Simulation Result Summary
3.15	Simulation Result without Compensation 59
3.16	Simulation Result with Compensation(g =
	0.1)
3. 17	Simulation Result with Compensation(Td =
	0.05 sec, Ka=1) 61
3.18	Simulation Result with Compensation (Td = $0.1$
	sec, Ka=1)
3.19	Simulation Result with Compensation (Td =
	0.15 sec, Ka=1) 63
3.20	Simulation Result with Compensation(g =
	0.1, Ka = 1)
3.21	Simulation Result with Compensation(g =
	0.2, Ka = 1)
3.22	Simulation Result with Compensation (g =
	0.3, Ka = 1)
3.23	Simulation Result with Attanuation (Td = 0.05
	sec, g =0.1) 67
3.24	Simulation Result with Attenuation (Td = 0.1
	sec, g =0.1)
3. 25	Simulation Result with Attenuation (Td = 0.15
	sec, g =0.1)

Propostal Legislesses avecesses accesses seconses accesses espesses espesses espesses respected trans-

3. 26	Nyquist Plot of Delayed System	0
3. 27	Nyquist Plot(g =0.1, Ka=1)	1
3.28	Nyquist Plot(g =0.2, Ka=1)	2
3. 29	Nyquist Plot(g = 0.3, Ka=1)	3
3.30	Nyquist Plot(Td = 0.05 sec, Ka=1) 7	4
3.31	Nyquist Plot(Td = 0.1 sec, Ka=1)	5
3.32	Nyquist Plot(Td = 0.15 sec, Ka=1)	6
3.33	Nyquist Plot(Td = 0.05 sec, $g = 0.1$ ) 7	7
3.34	Nyquist Plot(Td = 0.1 sec, $g = 0.1$ )	8
3. 35	Nyquist Plot(Td = 0.15 sec, $g = 0.1$ )	9
4.1	The MAT385 Functional Block Diagram 8	1
4.2	The MAT385 Memory Map 8	6
4.3	Hardware for the Software-Based A/D	
	Converter	9
4.4	Conversion Test Block Diagram 9	0
4.5	Result of Static Conversion Test 9	1
4.5	Result of Dymamic Conversion Test 9	2
4.7	Analog vs. Digital (Delay Factor: 01H) 9	3
4.8	Control Algorithm Block Diagrams 9	5
4.9	Flow Chart of Control Algorithm 9	7

#### I. INTRODUCTION

#### A. OVERVIEW

Most of the established design methods in control systems rely on the so-called fixed-configuration design in that the designer at the outset decides the basic composiand the place where the tion of the overall system controller is to be positioned relative to the components of the controlled process. The problem then involves the design of the elements of the controller. A majority of the design techniques in the modern control theory is based on the state feedback configuration. That is, instead of using controllers with fixed configurations in the forward or feedback path, control is achieved by feeding back the state variables through constant gains. In this case the state variables are fed back through constant gains to for a the control. The problem with state feedback is that for high order systems the large number of state variables in practice would require a large number of transducers to sense for feedback. Thus, the actural implementation of the state feedback control scheme may be quite costly. A more serious problem is that not all the state variables in a given system may be directly accessible, and thus the need of an observer or estimator for the final implementation of state feedback [Ref. 1].

Usually, sampled-data systems refer to a more general class of systems whereas a digital control system refers to the use of a digital computer in the system. Since digital control systems have many advantages over continuous data systems, quite often, in practice, controllers that are designed in the analog domain are implemented digitally.

However, there are situations under which the controller of an existing system is analog, and the system already operates in a satisfactory fashion, but the availability and advantages of digital control suggest that the controller be implemented by digital elements [Ref. 2].

The flexibility is one of the advantages of a micropro-It is a key to increased productivity and energy efficiency in mechanical and process systems. Microcomputers provide the built-in intelligence which engineering systems must have in order to respond with maximum speed and efficiency to diverse and changing demands. The processing in microprocessor controllers is in real time and only fixed point two's complement arithmetic is used, consequently numbers are truncated. Furthermore, the major effort of the designer in practical implementation of digital controllers is concentrated around the subjects of finite word length, selection of sampling rate, programming of the algorithm, proper scaling of all variables and coefficients and selection of analog-to-digital and digital-to-analog converters [Ref. 3].

(CONTROL CONTROL SUSSISSION CONTROL CONTROL CONTROL

Digital control design can be accomplished via continuous design method or discrete design method. The continuous data control system design method is often more familier to control system designer than the discrete data control system design method. Because, throughout the years the analysis and design of continuous data control systems have been well developed, and pratically all these methods can be extended to digital control system.

The implementation of a microcomputer must take into account the important fact that there is a transport type lag from input to output of the microcomputer as well as other considerations such as word length, limit cycle, etc.. When the microprocessor is used as a controller for a high performance system where the time constants are very short

compared to the time of typical process control applications, the effect of the time to execute the control algorithm in a microprocessor on the control performance cannot be neglected. If one designs the control system by neglecting this processing time, the cor rol system performin this case never fails to become unsatisfactory. From the above mentioned point of view, the control algorithm may be complex and produce considerable delay providing the control, since the control algorithm must treat the input and state variable constraints and the transportation lag simultaneously. The control algorithm which requires repeated computations or a long computation however, cannot be utilized because a resonable sampling period for the high performance system is too short to process a time-consuming algorithm during the sampling period [Ref. 2].

A fact that because very apparent early in the program development was the need for a cancellation factor to take into account the delays in the system due to calculations and conversions. It is possible to apply an attenuation in controller output in the form of an exponential to correct for the effect of the transport lag, however, the the closed loop system becomes smaller bandwidth of More improved compensators such as lead/lag network as well as state feedback technique are well known methods for providing the required phase shift cancellation. These methods usually require a high level of language for convenient implementation such as Basic and Fortran. assumption to be used here is that only assembly language programming is available and state feedback will be applied to provide the required compensation.

Physical systems to be controlled often have large time constants and therefore the transport lag produced by the microcomputer controller becomes a problem only when the

control algorithm is lengthy such as in a nonlinear optimal estimation and control type problem. In this thesis, a wide bandwidth analog computer system is chosen as the plant so that the effect of transport lag can be an important consideration in the system design, that is, transport delay in the order of a few milliseconds can readily produce an unstable system.

#### B. THESIS OBJECTIVES

In the design of a microcomputer regulator, continuous or discrete method can be applied. The objective of this thesis is to provide a continuous controller design method that can be used to compensate for the effect of the microcomputer transport lag. The compensation over the frequency range of interest yields a regulator response approximately equivalent to a direct analog feedback controller. The technique uses state feedback method for development of the required phase compensation. The continuous system design is additionally compared to the discrete system design for the second order system numerical example. The method however is shown to be general enough to also apply to a higher order system.

#### II. THEORETICAL DEVELOPMENT

#### A. INTRODUCTION

In the development of the theory for microcomputer control, it is often not clear which procedure one should use to implement a compensator to negate the effect of the transport lag that results from the A/D, control algorithm computation and D/A delay times.

For state feedback applied to a regulator system, it is possible to provide the desired compensation within certain limitations using continuous system design technique.

In general, a linear plant can be represented by the state equations

#### $\mathbf{x} = \mathbf{A}\mathbf{x} + \mathbf{B}\mathbf{u}$

Given that the order of the system is n, then the requirement is for a reduced state feedback of  $k \le (n-1)$  gains that will meet certain design specifications such as percent overshoot and time of first peak.

Now whenever a microcomputer is used to implement the above design, the additional factor of transport lag due to A/D, control algorithm computation and D/A delay times can, for high performance system, strongly affect the overall performance.

To take into account and reduce the effect of transport lag, it is possible to use (k+1) state feedback gains thereby providing a phase shift that will approximately cancel out the transport lag phase shift over the frequency range of interest.

A simple second order system is used to illustrate the method. Both real time application and computer simulation are used to verify the theory.

#### B. PRACTICAL DESIGN CONSIDERATIONS

The design considerations for a second order regulator system could be assumed as follow.

- 3: 0.35 0.55 (percent overshoot: 15 35%)
- Bandwith: 50 70 Hz (300 440 rad/sec) for high performance control system.
- Peak overshoot time (tp): 0.008 0.015 sec
- Natural frequency (wn): 250 400 rad/sec
- Initial condition (or Disturbance): below 5 V due to
  A/D and D/A conversion limitation in
  microcomputer

#### C. CONTINUOUS SYSTEM DESIGN METHOD

#### 1. State Feedback Control System

A powerful design method in the state variable domain is the state feedback. In practice, not all the state variables are accessible, so an observer is used to estimate some or all the state variables. The state feedback control system is that, instead of using controllers with fixed configurations in the forward or feedback path, control is achieved by feeding back the state variables through constant gains. The typical second order system whose transfer function is represented by Equation 2.1 is considered in this section.

$$\operatorname{Gp}(s) = \frac{\mathsf{u}_{\mathsf{b}}}{\mathsf{s}(\dot{\mathsf{s}} + 2\mathsf{S}\mathsf{u}_{\mathsf{b}})} \tag{eqn 2.1}$$




Figure 2.1 Signal Flow Diagram of State Feedback System.


If the states  $\mathbf{x}_1$  and  $\mathbf{x}_2$  are physically accessible, these variables may be fed back through constant gains  $\mathbf{g}_1$  and  $\mathbf{g}_2$ , respectively, to form the control, as shown in Figure 2.1. The closed loop transfer function of the system is written

$$\frac{C(s)}{R(s)} = \frac{w_n^2}{s + (2 \sqrt{s}w_n + g)s + g}$$
 (eqn 2.2)

Here, it can be compared with a PD control system. For the system with PD control shown in Figure 2.2, the closed loop transfer function is

$$\frac{C(s)}{R(s)} = \frac{w_n^2}{s + (2 \sqrt[3]{w_n} + KaKdw_n^2)s + w_n^2 KaKp}$$
 (eqn 2.3)

Thus, the characteristic equations of the systems described by Equation 2.2 and Equation 2.3 would be identical if  $g_1 = w_n^2 \cdot \text{Ka} \cdot \text{Kp}$  and  $g_2 = w_n^2 \cdot \text{Ka} \cdot \text{Kd}$ . If the reference



Pigure 2.2 Feedback Control System with PD Control.

input r(t) is zero, the class of systems is commonly described as regulators.

Under this condition the control objective is to drive any arbitrary initial conditions of the system to zero as quickly as possible. Then the regulator system with the PD controller is the same as the state feedback controller.

# 2. Microcomputer Controller Design with Time Delay

The time delay is most important in the controller design for microcomputer controller, since the microcomputer requires time for processing of the control algorithm. In general, a closed loop system with time delay in the loop will be subject to more stability problems than systems

without time delays. In practice, pure time delays may be encountered in various type of systems. In these systems the output will not begin to respon to an input until after a given time interval. Since a pure time delay Td is modeled by the transfer function relationship e-TdS the characteristics equation of the system will no longer have constant coefficients. The transfer function of control system with time delay is represented in Equation 2.4.

$$G(s)H(s) = G_1(s)H_1(s) \cdot e^{-T_4S}$$
 (eqn 2.4)

In order to apply the continuous system design method to design of microcomputer controller, the time delay must be considered in the system modeling. The procedure of the design of microcomputer controller using continuous control system design method will be described in the next section.

#### 3. <u>Design Procedure</u>

ONE DEPOSITION OF SECRETARIES FOR ASSESSED COMPANY TO SECRECATE SECRECATION SECRETARIES SECRETARIES.

The Equation 2.4 has a time delay factor as an exponential form. The effect of the exponential form is that it rotates the phasor G<sub>1</sub>(jw)H<sub>1</sub>(jw) at each w by an angle of wTd radians in the clockwise direction. The amplitude of G<sub>1</sub>(jw)H<sub>1</sub>(jw) is not affected by the time delay. Since, the magnitude of e<sup>-TdS</sup> is unity for all frequencies. In principle, the stability of the closed loop system can be investigated by sketching the Nyquist locus of G(jw)H(jw) and then observing its behavior with reference to the (-1,j0) point of the complex function plane. For the closed loop system to be stable, all the intersects of the G(jw)H(jw) locus with the real axis must occur to the right of the (-1,j0) point.

The analysis and design problems involving pure time delays are more easily carried out graphically in the Bode diagram. Since the time delay term affects only the phase but not the magnitude of G(jw)H(jw), the phase with time delay is obtained in the Bode plot by adding a negative angle of wTd to the phase curve of G, (jw) H, (jw). frequency at which the phase curve of G(jw)H(jw) crosses the 180-degree axis is the place where the Nyquist locus intersects the negative real axis. Thus, in order to reduce the affect of transportation lag due to time delay, the phase lead type compensator should be chosen. The PD type controller is used as the phase lead type compensator. state feedback controller and PD controller are used interchangablely in this work as described before. controller transfer function is

 $H(s) = Ka(Kp + Kd \cdot s)$  (eqn 2.5)

where Ka•Kp : Proportional gain

Ka•Kd : derivative gain

Ka: Attenuation factor

In the microcomputer state feedback controller with single input, state  $x_2$  is not measured and must be estimated. The estimation is performed using backward difference approximation method. If the sampling period becomes too large, then the difference of two adjacent state values also becomes too large. Because of this affect, the output of the controller is not available for the input of plant. This is the reason for applying the attenuation factor in the PD controller transfer function. The details will be described in Chapter IV.

The design procedure is general enough to apply to a high order system as demonstrated in Chapter III - Computer Simulation.

The general idea of this design technique is:

- (1) The system is designed with less than full state feedback. A continuous system plant of order n is designed with  $k \le (n-1)$  state feedback gains to meet the desired system performance specification.
- (2) The transportation delay from analog input to analog output is then estimated or computed to a good approximation. This delay Td is due to A/D and D/A as well as control algorithm computation time.
- (3) The number of state feedback gain are selected equal to m = (k+1) to provide a phase lead cancellation of the phase lag due to the transport delay within a reasonable approximation over the frequency range of interest.

A pure second order system is used for convenience, and the  $\mathcal J$  and  $w_\eta$  are chosen for the numerical example as the following:

3 = 0.5

 $w_n = 250 \text{ rad/sec}$ 

These values are chosen to meet the desired design considerations.

Since the system is second order, n equals 2, then the number of less than full state feedback gain is 1. In this particular case, less than full state feedback control is the same as direct feedback control. We assumed that the

direct feedback control system performs to meet the desired performance. The transfer function of direct feedback control system without transport delay is written

$$G(s)H(s) = \frac{250}{s(1 + \frac{1}{250}s)}$$
 (eqn 2.6)

When the microcomputer is used for the controller, it must

$$G(s)H(s) = \frac{250}{s(1 + \frac{1}{250}s)} \cdot e^{-TaS}$$
 (eqn 2.7)

include the transport delay term. Then, Equation 2.6 is

This transport type delay time can be calculated by using Equation 2.8.

$$rd = r_{A/D} + r_{EX} + r_{O/A}$$
 (eqn 2.8)

where Td : Transport delay time

TNO : A/D conversion time

Tsx : Program execution time

Tota : D/A conversion time

For the cancellation of the phase lag due to the transport delay, the phase lead type compensation is needed, thus the number of state feedback gain m equals 2. Therefore, the transfer function of the compensator can be written

$$H(s) = Ka(Kp + Kd \cdot s)$$
 (eqn 2.9)

Pinally, the closed loop system transfer function is


$$G(s)H(s) = \frac{250Ka(Kp + Kd \cdot s)}{s(1 + \frac{1}{250}s)} \cdot e^{-TdS}$$
 (eqn 2.10)

Using these transfer functions, the characteristics are analyzed by the Bode diagram and Nyquist plot. Figure 2.3 through Figure 2.18 show the graphical analysis which were obtained using standard IBM 3033 computer programs. Table I is a tabulation of the variation of gain margin and phase margin obtained from the computer output. Thus, the appropriate values of attenuation and other factors can be decided for a specific delay time using this table.

TABLE I Summary of Analysis

COMMENCE CONTRACTOR SECTIONS SECTIONS OF THE PROPERTY OF THE P

<u>Delay</u>	<u>Ka</u>	Кр	<u>Kđ</u>	Gain Margin	Phase margin
<u> </u>		<del></del>		( <u>dB</u> )	(Degree)
0.00045	1	1	0	16.73	45.73
	1	1	0	16.73	46.73
	1	1	T	19.13	46.73
	0.5	2	T	19.13	46.73
	0.25	4	T	19.13	46.73
	0.2	5	T	19.13	46.73
0.002	1	1	0	6.62	29.21
. —	1	1	T	6.62	29.21
	0.5	2	T	6.62	29.21
	0.25	4	T	6.62	29.21
	0.2	5	T	6.62	29.21
0.006	1	1	0	-5.63	-15.98
	1	1	T	-2.35	-15.98
	0.8	1	T	1.48	-2.79
	0.4	1	T	5.61	37.22
	0.2	1′	T	11.63	61.98
	0.5	2	T	-2.35	-15.98
	0.25	4	T	-2.35	-15.98
	0.2	5	T	-2.35	-15.98
0.008	1	1	0	-4.63	-38.58
	1	1	T	-4.63	-38.58
	0.8	1	T	-2.69	-22.43
	0.4	1	T	3.33	26.48
	0.2	1	T	9.35	56.35
	0.5	2	T	-4.63	-38.58
	0.25	4	T	-4.63	-38.58
	0.2	5	T	-4.63	-38.58



dgure 2.3 Bode Diagram of Eqn. 2.7.






Figure 2.4 Nyquist Plot of Eqn. 2.7.



Pigure 2.5 Bode Diagram of Egn. 2.10 (Kp=1, Ka=1).



Secretary opposites. Seemen appropriate forms

STATES OF THE ST

Figure 2.6 Nyquist Plot of Eqn. 2.10 (Kp=1, Ka=1).




Figure 2.7 Bode Diagram (Td = 0.006 sec, Kp=1).




Figure 2.8 Nyquist Plot (Td = 0.006 sec, Kp=1).





Figure 2.9 Bode Diagram (Td = 0.008 sec, Kp=1).




CONTRACT CON

THE LEVELS SHOW IN THE SECOND STATES OF THE SECOND SECONDS.


Figure 2.10 Nyquist Plot (Td = 0.008 sec, Kp=1).

gure 2.11 Bode Diagram (Td = 0.00045 sec, Ka • Kp= 1).



THE MONOTON DESCRIPTION OF SECRETARY REPORTED FOR SECOND PROPERTY OF SECOND SECOND SECOND SECOND SECOND SECOND

Figure 2.12 Nyquist Plot (Td = 0.00045 sec,  $Ka ext{-}Kp = 1$ ).



Pigure 2.13 Bode Diagram (Td = 0.002 Sec, KaeKp=1).





Figure 2.14 Myquist Plot (Td = 0.002 sec, Ka • Kp=1).



Pigure 2.15 Bode Diagram (Td = 0.006 sec, Ka•Kp=1).





Figure 2.16 Nyquist Plot (Td = 0.006 sec, Ka • Kp=1).



Pigure 2.17 Bode Diagram (Td = 0.008 sec, KaeKp=1).




Figure 2.18 Nyquist Plot (Td = 0.008 sec, Ka • Kp=1).

## III. SIMULATION

In this section, both a second order system which is the main example and a third order system which is used as an example of application for higher order system are simulated by using the Continuous System Modeling Program (CSMP) control simulation language [Ref. 13]. According to the result of simulation, the transport delay effect cancellation method will be verified.




Figure 3.1 Second Order System Block Diagram.

## A. SECOND ORDER SYSTEM


First of all, the second order regulator system with the block diagram as shown in Figure 3.1 is treated to verify the adaptability of the design method for compensation of transport type lag. There are four parameters which are Ka,

Kp, Kd and Td in the block diagram. Since the derivative gain (Kd) is assumed the same as transport delay(Td) for convenience in programming of the microcomputer, practically, there are three parameters. Various reasonable values are used in this simulation work in order to investigate the performance of compensation system to be designed by theory.


Figure 3.2 through Figure 3.11 show the results of simulation. Figure 3.2 and Figure 3.3 show the microcomputer regulator response with and without the state feedback compensation. As shown in the Figure 3.2, the system becomes unstable at Id = 6 milliseconds but when compensation is added the response is improved although still unstable. In this case, the attenuation factor Ka = 1. If Ka is reduced in value system stability improves as shown in Figure 3.6, for example, but there is then a reduction in the system bandwidth which can be observed by the increase in the time of first peak overshoot value. This effect can clearly be seen in Figure 3.7 where the delay is Id = 8 milliseconds.

SEES STREET, LOUDING WILLIAM SEESENED WITHER SEESENED

It should be kept in mind that this simulation result does not take into account such factors as the finite word length of the microcomputer. For this reason the upper limit of transport delay time for microcomputer controller implementation can be taken as 6 milliseconds and is verified in the experimental results which is discussed in the next chapter.




Response of Delayed System without Compensation. Pigure 3.2




Response of Delayed System with Compensation (Kp=1, Ka=1). Pigure 3.3


MANAGEMENT STATES STAT




Response of Delayed System (Td = 0.00045 sec, Kp=1). Pigure 3.4




Response of Delayed System (Td = 0.002 sec, Kp=1). Pigure 3.5




Response of Delayed System (Td = 0.006 sec, Kp=1). Pigure 3.6




Response of Delayed System (Td = 0.008 sec, Kp=1). Pigure 3.7



Response of Delayed System(Td = 0.00045 sec, KaeKp=1). Pigure 3.8




Response of Delayed System(Td = 0.002 sec, Na.Np=1). Pigure 3.9



Interpretation and the control of th

Response of Delayed System (Td = 0.006 sec, Ka Kp=1). Figure 3.10



Response of Delayed System (Td = 0.008 sec, KaeKp=1). Pigure 3.11

## B. HIGHER ORDER SYSTEM

To investigate the method applied to a higher order system, a third order example is used.

Generally, the transfer function of the third order system is written

$$G(s) = \frac{\alpha w_n^2}{(S+\alpha)(S+2\beta w_n S+w_n^2)}$$
 (eqn 3.1)

$$\beta = \frac{\alpha}{5\omega_n}$$
 (eqn 3.2)

and For the numerical example, the state equation is given

$$\dot{\mathbf{x}} = \lambda \mathbf{x} + \mathbf{B} \mathbf{u}$$
 (eqn 3.3)

where

with control  $u = G \times where$ 

$$g = [1 0.5 0]$$

Note that by design  $g_3$  is not used here since it is required to compensate for phase lag due to Id.

Then the characteristics equation is

Thus, the equation becomes




Figure 3.12 Signal Flow Graph of 3rd Order Plant.

$$s^3 + 10 \cdot s^2 + 50 \cdot s + 100 = 0$$
 (eqn 3.4)

The parameters,  $\beta$  and  $\zeta$  are chosen arbitrarily.

$$\beta = 2$$

$$\zeta = 0.5$$

Using these two parameters, the percent overshoot is determined to be about 8 % from using the design chart of Ref. 10.

The third order plant Signal Flow Graph is shown in Figure 3.12.

From Mason's Gain Rule, the transfer function is

$$G(s) = \frac{X_1}{U} = \frac{100}{s^2(s+10)}$$
 (eqn 3.5)

and, the less than full state feedback is

$$u = -x_1 - 0.5 \cdot x_2$$
 (eqn 3.6)

Then

$$H(s) = -\frac{U}{X_I} = 1. + 0.5 \cdot s$$
 (eqn 3.7)

The closed loop transfer function is

GH (s) = 
$$\frac{/0(1+0.5S)}{S^2(1+0.1S)}$$
 (eqn 3.8)

Now, when designing for the microcomputer controller, full state feedback will be used. Since n=3, k=2, and m=3 as stated in the theory, the additional state feedback yields

$$H(s) = -\frac{U}{X_1} = Ka(1. + 0.5 \cdot s + g \cdot s^2)$$
 (eqn 3.9)

This is a feedback transfer function for the third order system. Thus, the complete closed loop transfer function is

GH (s) = 
$$\frac{10 \cdot Ka(1 + 0.5S + g_3 s^2)}{s^2(1 + 0.1S)} \cdot e^{-\tau_4 S}$$
 (eqn 3.10)

The Ka and g are selected so that the phase shift due to transport delay(Td) is effectively cancelled. Figure 3.13 shows the block diagram of the third order system with





Figure 3.13 Third Order System Block Diagram.


compensation. In this simulation of third order regulator system, it can be expected that the compensation theory using microcomputer should be available for high order system.

In Figure 3.14, simulation results are shown for direct analog feedback as well as microcomputer controller design with and without compensation for various values of transport delay. Figure 3.15 and Figure 3.16 show their results separately. Figure 3.17 shows the effect of state feedback


gain g on the response for transport lag of 50 milliseconds. Additional time response results for the parameters study are shown in Figure 3.18 to Figure 3.25. The Nyquist plots for each of the above cases are presented in Figure 3.26 to Figure 3.35.


The results of this simulation study indicate that the method can be applied successfully in a microcomputer controller dasign for higher order system. In order to provide the desired degree of compensation, however, more freedom would be necessary in the use of the parameters of the controller. This might require that the direct feedback design use  $k \le (n-2)$  rather than  $k \le (n-1)$  state feedback gains which would allow additional phase compensation to be applied in the required frequency range for suitable phase shift cancellation.






Pigure 3.15 Simulation Result without Compensation.






Simulation Result with Compensation (Td = 0.05 sec, Ka=1). Pigure 3.17





OXOLONONA TRECESSO LEGISLES LEGISLES SESSON ASSESSO

Simulation Result with Compensation (Td = 0.1 sec, Ka=1). Pigure 3.18




Simulation Result with Compensation (Td = 0.15 sec, Ka=1). Figure 3.19







Simulation Result with Compensation (g Figure 3.21




Simulation Result with Compensation (g Figure 3.22



Simulation Result with Attenuation (Td = 0.05 sec, g =0.1). Figure 3.23



Simulation Result with Attenuation (Td = 0.1 sec, g = 0.1). Pigure 3.24



CARRELL SECRETAGE - SECRETARY SALAMANA ARTHUR ARTHUR ARTHUR SALAMAN ARTHUR SALAMA

のないない。こととととは関係というのであるとのできない。

Simulation Result with Attenuation (Td = 0.15 sec, Pigure 3.25

TO A PERSONAL PROPERTY OF THE PROPERTY OF THE






Figure 3.26 Nyquist Plot of Delayed System.



Pigure 3.27 Nyquist Plot(g =0.1, Ka=1).



A LA EL DO DO DO DE LA ESTADA CONTRADA DE LA ESTADA DE LA ESTADA DE LA CONTRADA DEL CONTRADA DE LA CONTRADA DE LA CONTRADA DE LA CONTRADA DEL CONTRADA DE LA CONTRADA DEL CONTRADA DE LA CONTRADA DE LA CONTRADA DE LA CONTRADA DEL CONTRADA DEL CONTRADA DEL CONTRADA DE LA CONTRADA DEL CONTRADA DEL CONTRADA DE LA CONTRADA DE LA CONTRADA DE LA CONTRADA DELA CONTRADA DEL CONTR

Figure 3.28 Myquist Plot(g =0.2, Ka=1).




Figure 3.29 Nyquist Plot(g = 0.3, Ka=1).




Figure 3.30 Hyquist Plot(Td = 0.05 sec, Ka=1).




Figure 3.31 Nyquist Plot(Td = 0.1 sec, Ra=1).




Figure 3.32 Myquist Plot(Td = 0.15 sec, Ka=1).





Figure 3.33 Myquist Plot (Td = 0.05 sec, g = 0.1).



gecel recreed isabilism in accese entermy moranic ancesa massis escited biritia (1888)

Figure 3.34 Nyquist Plot(Td = 0.1 sec, g = 0.1).




Figure 3.35 Nyquist Plot(Td = 0.15 sec, g =0.1).

#### IV. EMPIRICAL ANALYSIS

1 1000 できることではないできないできること

#### A. INTRODUCTION


SOSSOS PARESCRIS COLORDO (CONCICA) REPOSSON BIRACIA (COLORGA DESCRICA DESCRICA (DESCRI

Based upon the theoretical analysis of the design measurements were performed to demonstrate that the system design using a microcomputer controller can be applied to an analog(Rep-op mode) computer plant. analog computer can simulate the physical system with wide bandwidth, i.e., high performance system. The description of the analog computer is represented in Ref. 5. controller is implemented by using the Feedback Inc. MAT385, microprocessor-based computer [Ref. 6,7,8,9]. Since the characteristics of the microcomputer is important in designing the digital controller, it will be described in more detail in the next section. The A/D and D/A converters are built into the MAT385 microcomputer and provide singleinput single-output signal ports for the controller. Because of the restrictions imposed by hardware limitations such as single-input/single-output and software considerations such as Assembly language programming, certain special programming techniques were required.

#### B. HICROPROCESSOR CHARACTERISTICS

### 1. <u>HAT385 Hardware</u>

A typical microcomputer system comprises a microprocessor(the CPU), a selection of memory circuits and some input-output(I/O) ports. Typically the memory is made up of some read-only memory(ROM) to hold the fixed application program and some random-access(read/write) memory(RAM) for temporary data storage.



Pigure 4.1 The MAT385 Functional Block Diagram.

During the development of a program, however, it is advantageous if the program is initially stored in RAM so that it may be readily changed if any errors are found when the program is executed. Since a typical program (machine) instruction takes only a few microseconds to execute, it is also helpful and instructive if, during program development, the execution of the program can be controlled.

The MAT385 microprocessor-based system used in this experiment has been designed to enable the user to write and store a program in memory and readily follow and monitor the state of the complete system while the program is being executed.

The MAT385 is a self-contained microcomputer system designed around the INTEL 8085 microprocessor and its family of peripheral components. Figure 4.1 is a functional block diagram of the MAT385.

### The 8085 CPU and The System Buses

The 8085 CPU is an evolutionary enhancement of INTEL's industry-standard 8080A. It is 100% software compatible with the 8080A while offering the benefits of single power supply, higher integration, higher performance, and improved system timing.

As the system block diagram shows, the 8085 derives its timing inputs directly from a crystal. In addition the 8085 drives the system with control signals available on-chip. No addition status decoding circuitry is required for most small-to-medium sized systems. The 8085 multiplexes its data bus with the low 8 bits of its address bus. The 8155 and 8355/8755 Memory I/O components are designed to be compatible with this bus structure, precluding the need for external bus latches.

TABLE II Input/Output Ports of MAT385

ASSESSMENT OF THE PROPERTY OF

	Dedication		Front Panel Socket				Binary or analogue input	Binary & analogue output	Binary I/O control		Keyboard monitor-single step			Front Panel Socket		Counter output on front	panel socket
	Function	Port A (8 bit 1/0)	Port B (8 bit 1/0)	Port A Data direction register	Port B Data direction register	Command/Status register	Port A (8 bit 1/0)	Port B (8 bit 1/0)	Port C (6 bit I/O or Control)	Timer count low order byte	Timer count high order byte	Command/Status register	Port A (8 bit 1/0)	Part B (8 bit 1/0)	Port C (6 bit 1/0 or control)	Timer count low order byte	Timer count high order byte
	Port Address	00	-	02	83	20	21	22	23	24	25	28	59	2A	28	22	20
•	8755 Monitor ROM (BK)					8155	RAM	119			<del></del>		8155	HAM 50		7 7	

Pour vectored interrupt inputs are available in addition to the standard 8080A type interrupt. There is also a serial input and serial output data line pair that is exercised under program control to provide the MAT385s simple teletype/VDU/cassette I/O.

The basic clock frequency of the 8085 in the kit is 3.072 MHz.

### The 8155

TOTAL CONTROL OF CONTROL SECSOS CONTROL OF C

The 8155 is a highly integrated IC designed for compatibility with the 8085's bus structure. It contains 256 bytes of static RAM, 22 programmable I/O lines, and a 14 bit timer/counter.

Two 8155's are used on the MAT385. On one the RAM is available for storage of user programs as well as for temporary storage of information needed by system programs, and the timer is used by the MAT385 monitor's Single Step routine to interrupt the processor following the execution of each instruction. The programmable I/O lines (Port 21 and 22) are used by the binary and analog interfaces. The second 8155 has all its RAM memory available for storage of user programs and the I/O lines (Port 21,22 and 23) and the timers are available for user applications through a socket on the front panel.

### The 8755

The 8755 is an EPROM; it contains 2048(2K) 8bit words(bytes) of memory and 16 I/O lines. The MAT385 is supplied with one 8755 which is programmed with the system monitor program, the I/O lines(port 00 and 01) are available for user applications through a socket on the front panel.

Sockets are provided on the PWB for two further 8755's one of which may be programmed with a 'Tiny Basic' interpreter program, and the other with user subroutines.

### The 8279

The 8279 is a keyboard/display controller IC that handles the interface between the 3085 and the keyboard and LED display. The 8279 refreshes the display from an internal memory while scanning the keyboard to detect keyboard inputs.

#### The 8205

The MAT385 also contains three 8205 IC's (one-out-of-8 decoder) that decode the 8085's memory address bits to provide chip enables for the memories.

#### Main Memory

The main memory has 2K bytes. The lower 1K bytes is nonvolatile so that data can be written into this memory and it will not be destroyed when the power is switched off. This is achieved by using CMOS memory IC's which consume a very low current and using a battery to maintain the power to the IC's when the MAT385 is disconnected from the mains. The CMOS memory is a 5101, each of which stores 256 X 4 bits; eight are used to make up the 1K bytes. The second 1K bytes of RAM uses two 2114 IC's each of which has a capacity of 1K X 4 bits.

This memory is volatile.

The main memory may be extended to 8K bytes by inserting further 2114 IC's in the spare positions provided on PWB.

### Monitor reserved RAM locations

The RAM whose address starts at 2000 is partly used by the Monitor for storage. The locations below 2008 are normally used for the Stack. It is not possible to define the number of locations used as it depends on the number of

FFFF	
	Not used
A000	
9FFF	
•	Provision is made on the PWB for 6K of RAM
	(optional extra or may be fitted by customer)
8800	
87FF	
	RAM 1K
8400	
83FF	
2222	RAM (1K) Non-volatile
8000	
7FFF	Not used
3000	MOL USEO
2FFF	
2555	Not used (RAM foldback)
2900	1100 0300 (117 1111 10100001)
28FF	
	RAM (256 bytes)
2800	
27FF	
	Not used (RAM foldback)
2100	
20FF	
	RAM (256 bytes) Monitor reserved
2000	Locations & user Scratchpad
2000	
1FFF	Keyboard Display Controller
1800	Velocial Dishiel Millioner
17FF	
.,,,	Special subroutines ROM (2K) (optional extra)
1000	
OFFF	
<del></del>	Tiny basic ROM (2K) (Optional extra)
0800	
07FF	
	Monitor ROM (2K)
0000	

Figure 4.2 The MAT385 Hemory Map.

subroutines that may be called at one time. The allocation of memory addresses (the memory map) in the system is shown in Figure 4.2. The Table II lists the port addresses and functions.

### Analog Input

The MAT385 microprocessor-based computer has A/D and D/A converters which are necessary for the design of a digital controller. The analog input is bipolar and may be set to any sensitivity up to a maximum of +200V. The input is set up on test of 35mV per binary step. This gives a full scale sensitivity of +4.445V to -4.48V and is used to give compatibility with the analog output which is limited +5V.

The zero voltage in is set to give a digital reading of 80H(10000000). The positive voltages give a digital reading from 80H up to FFH, the negative voltages give a digital reading from 80H down to 00H. The clock speed of the A/D converter is set to 1.536HHz which gives a maximum conversion time of 200 microseconds.

Three control signals from Port 23 control the operation of the A/D converter.

Port 23-4: Must be '1' to enable data from A/D converter to Port 21

Port 23-5: Must go to '1' and then to '0' before the conversion will start

Port 23-2: Goes to '0' when conversion complete. The port may be sampled to confirm that the conversion is complete before the program continuous.

#### Analog Output

The digital output from Port 22 is fed via gates to the D/A converter. The gatas and therefore the analog

output are enabled when Port 23-3 is '1' and the output relays are disabled. The analog output has a range of +5 V to -5 V.

### 2. Static and Dynamic Conversion Test

Basic experiments are performed to test static and dynamic conversion for confirmation of the A/D and conversion characteristics. This A/d and D/A converters are built in MAT385. MAT385 used successive approximation A/D conversion technique that is widely used when fast conversion is required. The basic technique is one of successively approximating a value for the digital output, altering this value each time in such a way as to approach the correct output. The converters that employ hardware to implement this successive approximation algorithm are widely available (conversion times range from submicroseconds to microseconds). It is possible however, to use a microcomputer program to implement this algorithm and implement A/D conversion using a D/A converter and a comparator. outline of the hardware for an 8-bit converter is shown in Figure 4.3.

Since A/D converter may take a relatively long time to perform a conversion operation, after starting a conversion it is necessary for the programmer to decide what action the program should take while the conversion is being performed. There are three possibilities.

(1) After a conversion is started, the program can enter a delay loop which is equal to or greater than the conversion time of the A/D converter. The conversion time is

$$\frac{1}{\text{A/DC clock freq.}} \circ 255s = \frac{255}{1.536 \times 10^6} = 160 \text{ aicroseconds}$$

The delay should therefore exceed 160 microseconds.




Figure 4.3 Hardware for the Software-Based A/D Converter.

- (2) The A/D converter generates a 'conversion-complete' signal after conversion has been performed and the program loops until this signal is detected. This technique used on our experiment.
- (3) After starting the conversion, the program continuous and the 'conversion-complete' signal generated by the A/D converter is used as an interrupt input.

A fixed analog input and ramp analog input are used in static and dynamic test, respectively. In the static test, the resolution of the output to input is almost one which means input and output voltages are almost the same. But, if the input voltage exceeds 4.45 V, the output is zero. The conversion test diagram for both experiments is shown in Figure 4.4. The input and output comparision are shown in Figure 4.5 and Figure 4.6. The result of the dynamic test is identical to that of the static test.




Figure 4.4 Conversion Test Block Diagram.

### 3. Sampling Period Test

by using the signal generator and oscilloscope. MAT385 has a DELAY subroutine which can be used for delay of program execution time in ROM space [Ref. 7]. Using the DELAY subroutine, execution time can be changed, thus sampling time can be adjusted in the control algorithm. The range of delay factor is from 0001H(1) to FFFFH(65535). The control algorithm can be delayed as much as 6 NOP operations by one step of delay factor. For some delay factors to be chosen, each sampling period was measured as Table III.

In the Equation 2.8, the control algorithm execution time

 $T_{EX} = T_{mp} + T_{da}$ 

where  $T_{m\rho}$ : Main program execution time

could be calculated by the following.

 $T_{da}$ : DELAY algorithm execution time

Figure 4.7 shows the analog sinusoidal wave input and discretized output for the case of 01H delay factor. For





Figure 4.5 Result of Static Conversion Test.

implementation of these tests which are static, dynamic and sampling period test, the small program of test algorithm is necessary. That program is written in Appendix B.

# C. DESIGN OF STATE FEEDBACK CONTROL SYSTEM WITH MICROCOMPUTER

## 1. Control Algorithm

The finite precision nature of the digital hardware makes it necessary to choose a computational structure that will perform adquately with regard to the initial objectives



Pigure 4.6 Result of Dynamic Conversion Test.

of the design. This section describes a procedure for the programming of a control algorithm with 8 bit word length limitation.

The error caused by finite word length and their influence on the behavior of the digital controller is reported in Ref. 2. The major effort of the digital controller designer is concentrated on achieving appropriate numerical implementation of the algorithm. Using an 8 bit or 16 bit computer the designer enters the fields of finite word length arithmetic and sampled signals. The programming for a control algorithm is one of real time application. Thus, the fixed point arithmetic should be used in




Figure 4.7 Analog vs. Digital (Delay Pactor: 01H).

programming in order to reduce the program execution time. This section describes the procedure of how to design the two state feedback gain control algorithm using single-input single-output microcomputer controller. This program is attached as Appendix C.

The state equation of Figure 2.1 is

$$\dot{\mathbf{z}}(t) = \begin{bmatrix} 0 & 1 \\ -g_1 & -g_2 \end{bmatrix} \dot{\mathbf{z}}(t) + \begin{bmatrix} 0 \\ 1 \end{bmatrix} \mathbf{u}(t)$$

where x(t) is the state vector of the plant.

Although  $x_1(t)$  or  $x_1(k)$  (where t or k means present time for continuous and discrete system respectively) can be meas-


TABLE III
Sampling Time Measurement

Delay Factor	<u>Decimal</u>	Sampling	Period
****** ******	5275575	772277	777577
0001H	1	0.00045	sec
000FH	15	0.0006	sec
007FH	127	0.0014	sec
OOFFH	256	0.002	sec
01 FFH	511	0.0044	sec
02FFH	767	0.006	sec
0300н	768	0.0061	sec
030FH	783	0.0062	sec
03FFH	1023	0.008	sec


ured,  $x_2(k)$  (=  $x_1(k)$ ) cannot be obtained because the time derivative of  $x_1(k)$  is not realizable in the practical experiment because of only a single-j but port. Therefore,  $x_2(k)$  is approximated by

$$x_2(k) = \dot{x}_1(k) = \frac{\chi(k) - \chi(k-1)}{T}$$
 (eqn 4.1)

Thus, the estimation of  $\mathbf{x_2}(k)$  can be obtained by using the above approximation. Figure 4.8 shows how the block diagrams are developed for designing of the control algorithm. Here, one of the algorithm design idea is that the derivative gain (Kd) is always set to the sampling period. Then the denominator of estimation block can be deleted, This approach means that the computation of estimation block



Pigure 4.8 Control Algorithm Block Diagrams.





accepted herestes popular accepted sometimes special

MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

could be decreased which is an important factor when fixed point assembly language programming is required.

The attenuation factor as a part of the correction factor uses a potentiometer outside of the microcomputer. If the attenuation factor is manipulated within the control algorithm, then floating point arithmetic would be required. Placing the attenuator outside the microcomputer then allows fixed point arithmetic to be used. The flow chart of control algorithm is shown in Figure 4.9.




Figure 4.9 Flow Chart of Control Algorithm.

### V. CONCLUSIONS AND RECOMMENDATIONS

Results obtained both experimentally and by simulation have shown that a continuous system design method of using state feedback can be applied to a high performance microcomputer based regulator system. The regulator can be designed to meet specifications approaching the level available from a direct analog feedback controller.

Although a low order system was used as a convenience in hardware implementation, digital computer simulation did confirm that the method is general enough to apply to higher order systems. The method applied to higher order systems would probably provide more flexibility in the controller design if  $k \le (n-2)$  state gains were used rather than  $k \le (n-1)$ . The additional state feedback gain would provide more lead phase shift to offset the transport lag phase shift due to the microcomputer.

known that assembly language programming as It is well used in this work provides fact implementation of the control algorithm. In those cases where additional time is use of higher level programming such as the available. On-Chip Tiny Basic [Ref. 11,12]. would provide convenience in developing the controller design and is recommended as an National Semiconductor's INS 8073 area for future study. Tiny Basic microinterpreter is one example of a single IC chip that can be programmed in a high level language. of Tiny Basic would allow application of assembly language programs where speed is required such as with input/output and multiplication operations. Basic would then be used to develop the estimation or optimal control law or filter design at a language level more familier engineers.

Progress (SSSSSS) (SSSSSS)

## APPENDIX A EXAMPLE PROGRAM OF CSMP

INITIAL

INCON XO = 3.0

PARAMETER KP = 1.0, KA = 1.0

PARAMETER DEL = (.00045,.002,.005,.008)

DYNAMIC

KD = DEL

0 = 0.0 \* STEP(0.0)

F = U - FDA

V = REALPL(0.0, 0.004, F)

V0 = 250. \* V

XP = INTGRL(XO, VO)

V1 = DERIV(0.0, XP)

F1 = KD + V1

F2 = KP \* XP

P3 = P1 + P2

PD = DELAY(10, DEL, F3)

FDA = KA + FD

TIMER FINTIM=.05, DELT=.0004, PRDEL=0.0004, OUTDEL=0.0004

PRINT YP

TITLE STATE FEEDBACK MICROCOMPUTER CONTROLLER

OUTPUT IP

LABEL STATE FEEDBACK MICROCOMPUTER CONTROLLER

PAGE MERGE

END

STOP

## APPENDIX B ASSEMBLER PROGRAM FOR STATIC AND DYNAMIC TEST

```
:* STATIC AND DYNAMIC CONVERSION TEST PROGRAM
:* PROGRAM BY KIM,
                    KI CHUL
:* DATE : 9/00T/1983
UPDDT
        EQU
                036EH ; Monitor update data subroutine
                05F1H ; Monitor delay subroutine
DELAY
       EQU
       ORG
                8300H : Starting position
;
        LXI
                SP, 20C8H; Initialize stack pointer
        HVI
                A,06H : Initializa PIO
                        ; Port A -> input port
                        : Port B -> output port
                        : Port c -> ALT3
        OUT
                20 H
                       ; Command port
                       : Port C bit 5 to '1'
START:
        MVI
                A,38H
        OUT
                23 H
                A,18H : Port C bit 5 to '0'
        HVI
        OUT
                23 H
                       : Start conversion
CHECK:
       IN
                23H
                      : Conversion complete?
                       ; Check Port C bit 2 = '0'
        ANI
                04 H
        JNZ
                CHECK : Return & wait
        IN
                21H
                       : Read from A/D
        OUT
                22H
                       ; Out to D/A
        CALL
                UPDDT
                      ; Display
       LXI
                D,00FFH; Set delay factor
       CALL
                DELAY ; Delay
        JMP
                START : Next scapling
        END
```

# ASSEMBLER PROGRAM OF STATE FEEDBACK CONTROLLER

```
·
:* PROGRAM FOR STATE FEEDBACK MICROCOMPUTER CONTROLLER
:* PROGRAM BY KIM, KI CHUL
:* DATE : 10/NOV/1983
<u>.</u>***********************************
************
:* This program is written for the microcomputer
:* controller which is state feedback control.
:* The function of this controller is work such as
:* PD controller in the second order system.
:* STATE 1 : the input of controller
:* STATE 2 : the astimation by the controller
UPDDT
       EQU
              036EH : update display subroutine
              1280H ; fixed point multiply
SMULT
       EQU
       ERU
              05F1H : delay subroutine
DELAY
              8100H ; set up in non-volatile RAM space
       ORG
XOLD:
                     : Memory location for old state
       DB
                     : value
EST:
       DB
                     ; Memory location for estimation
              SP,20C8H: load stack pointer
       LXI
       HVI
              A.06H : load command
                     : Port A -> input port
                     ; Port B -> output port
                     : Port C -> ALT3
```

```
20 H
                         : Command status register in
        OUT
                         : 8155 RAM
                         : enable analog input & output
                A.38H
START:
        MVI
        OUT
                23 H
                         : port C
                A, 18H
                         ; start A/D conversion
        HVI
        OUT
               · 23H
                 23 H
                         : Is conversion complete?
CHECK:
        IN
                04 H
        ANI
        JNZ
                CHECK
        IN
                 21 H
                         : load sampling data into ACC.
        PUSH
                PS W
                         : save on stack
        PUSH
                Ħ
                         : display value in data field
        CALL
                UPDDT
        POP
                Ħ
                         : restore value from stack
        POP
                PSW
                         : save in B
        MOV
                 B, A
        LDA
                XOLD
                         ; load ACC. with previous sampling
                         : value
                C, A
        MO V
        HOV
                 A, B
                         : New value - old value
                C
        SUB
        STA
                es i
                         : store in memory with difference
                         : save in ACC. with new value
        MOV
                A,B
                         : check the negative number
                80 H
        ANI
        JNZ
                 NEGA
                         : If negative jump to NEGA:
                         : multiplicand (new value)
        HOA
                H, B
                E,01H
                         ; changable proportional gain
        HVI
        CALL
                 SHULT
                         : save in ACC. with estimation
        LDA
                 EST.
        ADD
                L
                         : proportional + derivative
                         : truncate # reg.
        OUT
                 22H
                         : output the control to D/A
        HOV
                A, B
                         ; store sampling data in memory
        STA
                KOLD
```

D, OOFFH; set delay factor

LXI

```
CALL
               DELAY
        JMP
                START
                       ; repeat the process
NEGA:
        HOV
                A, B
        CHA
        INR
        HOV
               H, B
                      ; multiplicand(new value)
        HVI
               E, 01H
                       ; changable proportional gain
        CALL
                SHULT
        LDA
                EST
                       ; save in ACC. with estimation
        SUB
                       ; proportional + derivative
                L
                       ; truncate H reg.
        OUT
                22H
                       ; output the control to D/A
        VOM
               A, B
        STA
               XOLD
                       ; store sampling data in memory
        LXI
               D, OOFFH; set delay factor
        CALL
               DELAY
        JMP
                START
                       : repeat the process
        END
             SUBROUTIONS AND FUNCTIONS
;* FUNCTION : UPDDT - update data field of display
:* INPUT : B - DOT FLAG -
                1 means put dot at right edge of field
:*
               0 means not dot
:* OUTPUT : none
:* CALLS : HXDSP, OUTPT
;* DESTROYS : A, B, C, D, E, H, L, F/F's
:* DESCRIPTION :
:*
       UPDDT updates the data field of the display
        using the current data byte.
```

to seem borrows received second director accepts residence and some addition residence.

```
DTFLD
        EQU
                        ; indicate use of data field of
                        : display
        ORG
                0
UPDDT:
       LDA
                CURDT
                        : get current data
        MOV
                D. A
                       : put current data in D
                HXDSP
        CALL
                       : expand current data for display
                        : address of expanded data in
                        : H & L
        MVI
                A, DTFLD ; use data field of display
                        : dot flag is in B
        CALL
                OUTPT : output current data to data field
        RET
```

```
:* FUNCTION: HXDSP - expand hex digits for display
:* INPUT : DE - 4 hex digits
:* OUTPUT : HL - address of output bufer
:* CALLS : nothong
:* DESTROYS : A.H.L.F/F's
:* DESCRIPTION :
:*
        HXDSP expands each inpput byte to 2 bytes in
        a form suitable for display by the output
:*
       routines.
:*
:*
       Each input byte id divided into 2 hex digits.
        Each hex digit is placed in the low order 4
:*
       bits of a byte whose high order 4 bits are
:*
:*
       set to zero.
:*
       The resulting byte is stored in the output
       buffer. The function returns the address of
:*
       the output buffer.
```

```
026CH
        ORG
                 A, D
                         : get first data byte
HXDSP:
        MOV
        RRC
                         : convert 4 high order bits
        RRC
        RRC
        RRC
                 OFH
        ANI
        LXI
                 H,OBUFF : get address of otuput buffer
                         : store character in output buffer
                 M, A
        MOA
                         ; get first data byte and convert
        HOV
                 A,D
                         : 4 low order bits to a single
                         : character
        ANI
                 OPH
                         : next buffer position
        INX
                 H
        MOV
                         : store character in buffer
                 M, A
                         : get second data byte and convert
        MOV
                 A, E
                         : 4 high order bits to a single
        RRC
        RRC
        RRC
        RRC
                 OPH
        ANI
                         : next buffer position
        INX
                 H
                         : store character in buffer
        HOV
                 H. A
                         : get second data byte and convert
        HOV
                 A, E
                         : 4 high order bits to a single
                         : character
        ANI
                 OFH
                         : next buffer position
        INX
                         : store character in buffer
        HOV
        LXI
                 H, OBUFF : return address
```

CONTRACTOR DESCRIPTION OF THE PROPERTY OF THE

RET

```
;* FUNCTION : OUTPT - output characters to display
:* INPUT : A - DISPLAY FLAG - 0 = use address field
                          - 1 = use data field
:*
          B - DOT FLAG - 1 = output dot at right edge of
:*
                            field
:*
                      -0 = no dot
:*
:* CALLS : nothong
:* DESTROYS : A,B,C,D,H,L,F/F's
:* DESCRIPTION :
       OUTPT sends characters to the display.
:*
       The address of the characters is received
:*
:*
       as an argument. Either 2 characters are sent
;*
       to the address field, depending on the display
       Eflag argument. The dot flag argument
:*
       determines whether or not the last output
:*
:*
       character.
ADISP
       EQU
               0
                      : indicate use of address field of
                      ; display
               94 H
                      : control character to indicate
DDISP
       EQU
                      ; output to data field of display
CNTRL
       EQU
               1900 H
                      : address for sending control
                      ; characters to display chip
               08 H
                      ; mask for turning on dot in display
DTHSK
       EQU
               1800 H
                      : address for sending characters
DSPLT
       EQU
                      ; to display
       ORG
               02B7H
OUTPT:
       RRC
       JC
               OUT 05
       HVI
               C. 4
               A, ADISP : control character
       HVI
       JMP
               OUT 10
OUTO5:
```

SHOWER THEFTER SOUTHER SOUTHERN THEFTER | DAWN

```
C, 2
         MVI
                 A, DDISP; control character for data field
         HVI
OUT 10:
         STA
                 CNTRL
OUT 15:
         VOM
                 A, M
                         ; get out put character
        XCHG
                          ; save output character
                 H.DSPTB : get display format table address
        LXI
         ADD
                 L
         NO V
                 L, A
         HOV
                 A, H
         MOV
                 H, C
         DCR
                 H
         JNZ
                 OUT 20
         DCR
                 В
         JNZ
                 OUT20
         ORI
                 DTMSK
OUT20:
        CHA
        STA
                 DSPLY
        XCHG
        INX
                 H
        DCR
        JNZ
                 OUT 15
         RET
:* SUBROUTINE : SMULT
:* DESCRIPTION :
        The 8 bit multiplicand is entered in reg H.
:*
        The 8 bit multiplier is entered in reg E.
        The 16 bit product is returned in reg H-L.nt
        Saves B, C, E.
```

```
ORG
                1280H
SMULT:
        HVI
                A,08H : loop counter
        HVI
                L,00
        YOB
                D, L
SMULT1:
        DAD
                H
        JNC
                SMULT2:
        DAD
                D
SMULT2:
        DCR
        JNZ
                SMULT1 :
        RET
:* FUNCTION : DELAY
;* INPUT : DE - 16 bit integer donating number of
                times to loop
:* OUTPUT : none
;* CALLS : nothong
:* DESTROYS : A.D.E.F/F's
:* DESCRIPTION :
:*
        DELAY does not return to caller until
        input argument is counted down to zero.
        ORG
                05 F 1 H
DELAY:
        DCI
                         ; decrement input argument
        HOV
                A, D
        ORI
                E
        JNZ
                DELAY
        RET
```

#### LIST OF REFERENCES

- 1. Ruo, C. Benjamin, <u>Automatic Control Systems</u>, Fourth Edition, Prentice-Hall, 1982.
- Katz, Paul, <u>Digital Control using Microprocessors</u>, Prentice-Hall, 1981.
- 3. Kuo, C. Benjamin, <u>Digital Control Systems</u>, Holt, Rinehart and Winston, Inc. 1980.
- Johnsrud, F. Roger, <u>Interactive Microcomputer Control System Modeling and Realization using a Database</u>, B.S.E.B. Thesis, Naval Postgraduate School, Monterey, California, 1982.
- 5. TR-20 Computer operator's Reference Handbook, Pub 1., No. D800 2003 0A, Electronic Associates Inc., May 1964.
- 6. <u>Microprocessor Application Trainer MAT385</u>, vol. 1, Feedback Instruments Limited, 1974.
- 7. <u>MAT385 Interfacing</u> & <u>Applications Programming</u> Techniques, vcl. 2, Feedback Instruments Limited,
- 8. <u>MAT385 Installation & Maintenance</u>, vol. 3, Feedback Instruments Limited, 1974.
- 9. MAT387 Service Subroutines ROM for use with MAT385, Feedback Instruments Limited, 1974.
- 10. Clark, N. Robert, <u>Instruction to Automatic Control</u> <u>Systems</u>, John Wiley and Sons, 1962.
- 11. "On-Chip Tiny Basic Dumps Development Systems,"

  <u>Blectronic Design</u>, vol. 28, pp. 235-240, 22 November 1980-
- 12. Handy, Jim, "An Introduction to NSC Tiny Basic, The Language of the INS8073," Byte, vol. 7, pp. 472-481, April 1982.
- 13. Speckhart, H. Frank, and Green, L. Walter, A <u>Guide to using CSMP-The Continuous System Modeling Program</u>, prentice-Hall, 1976.

#### **BIBLIOGRAPHY**

Auslander, M. David, and Sagues, Paul, Microprocessors for Measurement and Control, Osbone/McGraw-Hill, 1981.

Jury, I. Eliahu, Sampled-Data Control Systems, John Wiley & Sons, Inc., 1958.

Ledgewood, K. Byron, Control Engineering Manual, McGraw-Hill, 1957.

constituent secretaria accounte opposition appropria

Monroe, J. Alfred, <u>Digital Processes for Sampled Data</u> Systems, John Wiley & Sons, Inc., 1962.

Moroney, Paul; Willsky, S. Alan, and Houpt, K. Paul, <u>The Digital Implementation of Control Compensators: The Coefficient Wordlength Issue</u>, IEEE Automatic Control, Vol. AC-25, No. 4, pp. 621-630, August 1980.

Newton, C. George Jr.; Gould, A. Leonard, and Kaiser, F. James, Analytical Design of Linear Feedback Controls, John Wiley & Sons, Inc., 1957.

Rembold, Ulrich, Seth, K. Mahesh, and Weinstein, S. Jeremy, Computers in Manufacturing, Marcel Dekker, Inc., 1977.

Shinskey, G. F., Process Control Systems, McGraw-Hill, 1967.

Tsuchiya, Takeshi, Improved Direct Digital Control Algorithm for Microprocessor Implementation, IEEE Automatic Control, Vol. 27, No. 2, pp. 295-306, April 1982.

acte propositive medical propositions propositions and proposition of the proposition of the proposition of the

### INITIAL DISTRIBUTION LIST

		INITIAL DISTRIBUTION LIST	
ď			No. Copie
•	1.	Defense Technical Information Center Cameron Station Alexandria, Virginia 22314	2
	2,	Library, Code 0142 Naval Postgraduate School Monterey, California 93943	2
	3.	Department Chairman, Code 62 Department of Electrical Engineering Naval Postgraduate School Monterey, California 93943	1
	4.	Professor Alex Gerba, Jr., Code 62Gz Department of Electrical Engineering Naval Postgraduate School Monterey, California 93943	2
	5.	Professor R. Panholzer, Code 62Pz Department of Electrical Engineering Naval Postgraduate School Monterey, California 93943	2
× ·	6.	LCDR. Kim, Ki chul 238-10 Bul Kwang-dong Eun pyung-Ku Seoul, Korea zip code 120	5
•	7.	Chief of Electronical Engineering Naval Academy Jin Hae, Koraa	1
	8.	Professor Park, Jung Ki Department of Electronical Engineering Korea University Seoul, Korea	1
	9.	Professor Cha, Kyun Hyen Department of Electronical Engineering Korea University Seoul, Korea	1
	10.	Professor Kim, Duck Jin Department of Electronical Engineering Korea University Seoul, Korea	1
į	11.	Professor Lee, Tae Won Department of Electronical Engineering Korea University Seoul, Korea	1
•			
		111	

